

DEVICE AND METHOD FOR DRIVING PLASMA DISPLAY PANEL

CROSS REFERENCE TO RELATED APPLICATION

5 This application claims priority to and the benefit of Korea Patent Application No. 2002-43254 filed on July 23, 2002 in the Korean Intellectual Property Office, the content of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

10 (a) Field of the Invention

The present invention relates to a device and method for plasma display panels (PDPs). More specifically, the present invention relates to a PDP sustain-discharge circuit.

(b) Description of the Related Art

15 Recently, liquid crystal displays (LCDs), field emission displays (FEDs), and PDPs have been actively developed. From among the flat panel devices the PDPs have better luminance and light emission efficiency compared to the other types of flat panel devices, and also have wider view angles. Therefore, PDPs have come into the spotlight as substitutes for the conventional cathode ray tubes (CRTs) in large displays of greater than 20 40 inches.

The PDP is a flat display that uses plasma generated via a gas discharge process to display characters or images, and tens to millions of pixels are provided thereon in a matrix format, depending on its size. PDPs are categorized into DC PDPs and AC PDPs, according to supplied driving voltage waveforms and discharge cell structures.

25 Since the DC PDPs have electrodes exposed in the discharge space, they allow the current to flow in the discharge space while the voltage is supplied, and therefore they problematically require resistors for current restriction. On the other hand, since the AC PDPs have electrodes covered by a dielectric layer, capacitances are naturally formed to restrict the current, and the electrodes are protected from ion shocks in the case of 30 discharging. Accordingly, they have a longer lifespan than the DC PDPs.

In general, a method for driving the AC PDP includes a reset period, an addressing period, and a sustain period. In the reset period, the states of the respective cells are reset in order to smoothly address the cells. In the addressing period, cells that are turned on and the cells that are not turned on in a panel are selected, and wall charges are accumulated in the cells that are turned on (i.e., the addressed cells). In the sustain period, discharge is performed in order to actually display pictures on the addressed cells. When it comes to the sustain period, sustain-discharging pulses are alternately applied to the scan electrodes and the sustain electrodes to sustain the display of the image. In the erase period, the wall charges of the cells are reduced to terminate the sustain period.

In the AC PDP, because scan electrodes and sustain electrodes operate as a capacitive load, capacitance with respect to the scan electrodes and sustain electrodes exists, and the panel is equivalently expressed as a panel capacitor. Reactive power other than power for discharge is necessary in order to apply waveforms for the sustain period to the panel capacitor. Hence, a sustain-discharge circuit includes a power recovery circuit for recovering the reactive power and re-using the same.

L.F. Weber has disclosed a sustain-discharge circuit in U.S. Patent Nos. 4,866,349 and 5,081,400. The sustain-discharge circuit by Weber includes a power recovery capacitor so that the energy of the panel capacitor is recovered to the power recovery capacitor or the energy charged to the power recovery capacitor is delivered to the panel capacitor, because of the resonance caused by the panel capacitor and an inductor.

In the conventional power recovery circuits, however, it is required to always charge the power recovery capacitor by a half of the sustain-discharging voltage immediately after the light has emitted, and when this is not done, a very large inrush current may be generated when a sustain-discharging pulse begins. Further, 100% energy recovery is impossible due to a turn-on loss of switches and a loss of the circuit itself, such as a switching loss during the recovery process. Hence, a terminal voltage of the panel capacitor may not be increased to the sustain-discharging voltage or decreased to a ground voltage, and accordingly, the switches fail to perform zero voltage switching, but perform hard switching, thereby generating unnecessary power loss and adding stress to the switches. Since the conventional sustain-discharge circuit has a long rising time and

falling time of the terminal voltage at the panel capacitor, the discharge may be generated during a rising or falling period of the terminal voltage at the panel capacitor.

SUMMARY OF THE INVENTION

5 In accordance with the present invention a PDP driving circuit for reducing stress of elements and also decreasing rising time and falling time of sustain-discharging pulses is provided. The present invention couples an inductor between a Y electrode and an X electrode of the panel capacitor when the terminal voltage at the panel capacitor is changed.

10 In one aspect of the present invention, a device for driving a PDP having a plurality of first electrodes and second electrodes arranged in pairs, and a panel capacitor formed between the first electrode and the second electrode, includes a first switch and a second switch coupled in series between a first power source and a second power source for respectively supplying a first voltage and a second voltage. A common point of the first and second switches are coupled to a first end of the panel capacitor. A third switch and a fourth switch are coupled in series between the first power source and the second power source. A common point of the third switch and the fourth switch are coupled to a second end of the panel capacitor. An inductor is coupled to the first end of the panel capacitor. A fifth switch and a sixth switch are coupled in parallel between the inductor and the second end of the panel capacitor, wherein the current is supplied to the inductor because of a path formed among the first power source, the inductor, and the second power source, and voltages at both ends of the panel capacitor are concurrently changed because of the resonance generated by the panel capacitor and the inductor while the current is applied to the inductor.

15 The difference between the first voltage and the second voltage is a voltage needed for sustain-discharging the PDP.

20 In another aspect of the present invention, a device for driving a PDP having a plurality of first electrodes and second electrodes arranged in pairs, and a panel capacitor formed between the first electrode and the second electrode, includes an inductor coupled to a first end of the panel capacitor, a first signal line and a second signal line for supplying a first voltage. A third signal line and a fourth signal line supply a second voltage.

A first current path, formed from the first signal line to the fourth signal line through the inductor, supplies the current in the first direction to the inductor while a first end and a second end of the panel capacitor are substantially maintained at the first voltage and the second voltage, respectively. A second current path, is formed from the first end of the 5 panel capacitor to the second end of the panel capacitor through the inductor, for changing voltages at both ends of the panel capacitor because of the current in the first direction and the resonance provided between the panel capacitor and the inductor. A third current path is formed in order of the third signal line, the inductor, and the second signal line so as to reduce the current in the first direction when the first end and the 10 second end of the panel capacitor become the second voltage and the first voltage, respectively.

The first end and the second end of the panel capacitor are respectively coupled to the third and the second signal lines when the voltages at the first end and the second end of the panel capacitor become the second voltage and the first voltage, respectively.

15 In still another aspect of the present invention, a method for driving a PDP having a plurality of first electrodes and second electrodes arranged in pairs, a panel capacitor formed between the first electrode and the second electrode, an inductor coupled to a first end of the panel capacitor, and a first power source and a second power source for respectively supplying a first voltage and a second voltage, is provided. Current in a first direction is supplied through the voltage difference between the first power source and the second power source to store a first energy when the voltages at a first end and a second 20 end of the panel capacitor are substantially maintained at the first voltage and the second voltage, respectively. Voltages at the first end and the second end of the panel capacitor are changed to the second voltage and the first voltage respectively, by using the resonance generated in the path formed from the first end of the panel capacitor to the second end of the panel capacitor through the inductor, and using the first energy. The first end and the second end of the panel capacitor are maintained to substantially be the 25 second voltage and the first voltage, respectively, and the energy remaining in the inductor to the first power source is recovered.

30 **BRIEF DESCRIPTION OF THE DRAWINGS**

FIG. 1 shows a PDP according to an embodiment of the present invention.

FIG. 2 shows a sustain-discharge circuit of the PDP according to an embodiment of the present invention.

FIGs. 3A through 3H respectively show a current path of each mode in the sustain-discharge circuit according to an embodiment of the present invention.

5 FIG. 4 shows an operational timing diagram of the sustain-discharge circuit according to an embodiment of the present invention.

FIG. 5 shows a PDP sustain-discharge circuit according to another embodiment of the present invention.

10 FIG. 6 shows a PDP sustain-discharge circuit according to yet another embodiment of the present invention.

DETAILED DESCRIPTION

15 FIG. 1 shows a PDP according to an embodiment of the present invention which includes plasma panel 100, address driver 200, scan and sustain driver 300, and controller 400.

20 Plasma panel 100 includes a plurality of address electrodes A1 through Am arranged in the column direction, and a plurality of scan electrodes Y1 through Yn and sustain electrodes X1 through Xn alternately arranged in the row direction. Address driver 200 receives an address driving control signal from controller 400, and applies a display data signal for selecting a discharge cell to be displayed to respective address electrodes A1 through Am. Scan and sustain driver 300 includes a sustain-discharge circuit for receiving a sustain driving control signal from controller 400, and alternately applies sustain-discharging pulses to scan electrodes Y1 through Yn and sustain electrodes X1 through Xn to sustain the selected discharge cells. Controller 400 externally receives a 25 video signal, generates an address driving control signal and a sustain driving control signal, and respectively applies them to address driver 200 and scan and sustain driver 300.

30 Referring to FIGs. 2 through 4, a sustain-discharge circuit according to an embodiment of the present invention will be described. FIG. 2 shows a sustain-discharge circuit of the PDP. FIGs. 3(a) through 3(h) respectively show a current path of each mode

in the sustain-discharge circuit. FIG. 4 shows an operational timing diagram of the sustain-discharge circuit.

As shown in FIG. 2, the sustain-discharge circuit includes Y electrode driver 310, X electrode driver 320, and resonator 330. Y electrode driver 310 and X electrode driver 320 are coupled to a Y electrode and an X electrode of panel capacitor Cp. Y electrode driver 310 includes switches Ys and Yg, and X electrode driver 320 includes switches Xs and Xg. Resonator 330 includes inductor L and switches Xa and Ya. Referring to FIG. 2, switches Ys, Yg, Ya, Xs, Xg, and Xa represent MOSFETs, but without being restricted to them. Any switches that perform identical or similar function may also be used. It is desirable for switches Ys, Yg, Ya, Xs, Xg, and Xa to have body diodes.

Switches Ys and Yg are coupled between power source Vs for supplying a voltage of Vs and ground, and a common point of switches Ys and Yg is coupled to the Y electrode of panel capacitor Cp. Switches Xs and Xg are coupled in series between power source Vs and ground, and a common point of switches Xs and Xg is coupled to the X electrode of panel capacitor Cp. Inductor L is coupled to the Y electrode of panel capacitor Cp, and switches Xa and Ya are coupled in parallel between inductor L and the X electrode of panel capacitor Cp. In this instance, diodes D1 and D2 may further be added between inductor L and switches Xa and Ya, respectively. Diodes D1 and D2 cut the current that may flow because of the body diodes of switches Xa and Ya. Since the actual circuit has a parasitic component, a diode (not illustrated) for clamping the voltage between the inductor and switches Xs and Xg to the voltage of Vs or 0 volts is provided.

In FIG. 2, inductor L is coupled to the Y electrode of panel capacitor Cp, and further, inductor L may be coupled to the X electrode of panel capacitor Cp, and in this instance, switches Xa and Ya are coupled to the Y electrode of panel capacitor Cp.

The above-noted operation of the sustain-discharge circuit will be described in detail with reference to FIGs. 3A through 3H and 4.

Referring to FIGs. 3A and 4, in mode 1(M1), switches Ys and Xg are turned on to maintain the Y and X electrode voltages of panel capacitor Cp to be Vs and 0V, respectively. In this state, switch Ya is turned on to form a current path in order of power source Vs, switch Ys, inductor L, diode D2, switches Ya and Xg, and ground. Because of

the current path, current I_L flowing to inductor L has a gradient of V_s/L and linearly increases to store energy in inductor L .

Next, in mode 2(M2), switches Y_s and X_g are turned off while switch Y_a is turned on. As shown in FIG. 3B, current I_L flowing to inductor L then flows in the path of inductor L , diode D_2 , switch Y_a , and panel capacitor C_p to generate a resonance between inductor L and panel capacitor C_p . The resonance reduces voltage V_y at the Y electrode of panel capacitor C_p , and increases voltage V_x at the X electrode. As shown in FIG. 4, current I_L flowing to inductor L because of the resonance rises to maximum value I_{pk} , and then it reduces. In this instance, since the resonance is generated while the energy is previously charged to inductor L in mode 1(M1), voltages V_y and V_x at the Y and X electrodes may be changed to 0V and V_s , respectively.

In mode 3(M3), the body diodes of switches Y_g and X_s are turned on so that voltages V_y and V_x at the Y and X electrodes of panel capacitor C_p respectively become 0V and V_s . As shown in FIG. 3C, current I_L flowing to inductor L flows in order of the body diode of switch Y_g , inductor L , diode D_2 , switch Y_a , and the body diode of switch X_s , and accordingly, current I_L linearly reduces with the gradient of $-V_s/L$. That is, the current flowing to inductor L is recovered to power source V_s . Switches Y_g and X_s are turned on to maintain voltages V_y and V_x at the Y and X electrodes of panel capacitor C_p to be 0V and V_s , respectively. In this instance, since switches Y_g and X_s perform zero voltage switching while turning on while the voltage between a drain and a source is 0 volts, no turning-on loss of switches Y_g and X_s is generated.

In mode 4(M4), switch Y_a is turned off when current I_L flowing to inductor L becomes 0A. The voltages at the Y and X electrodes of panel capacitor C_p are maintained at 0V and V_s , respectively, as shown in FIG. 3D, since switches Y_g and X_s are continuously turned on.

Referring to FIGs. 3E and 4, in mode 5(M5), while the voltages at the Y and X electrodes of panel capacitor C_p are maintained at 0V and V_s respectively, switch X_a is turned on to form a current path in order of power source V_s , switches X_s and X_a , diode D_1 , inductor L , switch Y_g , and ground. Because of the current path, current I_L flowing to inductor L flows in the opposite direction of the direction of mode 1(M1), and it linearly increases with a gradient of V_s/L to thereby charge the energy to inductor L .

Next, in mode 6(M6), switches Y_g and X_s are turned off while switch X_a is turned on. Current I_L flowing to inductor L flows to the path in order of inductor L , panel capacitor C_p , switch X_a , and diode D_1 as shown in FIG. 3F, and accordingly, a resonance is generated between inductor L and panel capacitor C_p . Because of the resonance, voltage 5 V_y at the Y electrode of panel capacitor C_p increases, and voltage V_x at the X electrode decreases. As shown in FIG. 4, current I_L flowing to inductor L rises to maximum value $-I_{pk}$, and falls again. Since the resonance is generated while the energy is stored in inductor L in mode 5(M5), voltages V_y and V_x at the Y and X electrodes may be respectively changed to V_s and 10 $0V$ when the sustain-discharge circuit has a parasitic component.

In mode 7(M7), the body diodes of switches Y_s and X_g are turned on so that voltages V_y and V_x at the Y and X electrodes of capacitor C_p respectively become V_s and 15 $0V$. As shown in FIG. 3G, current I_L flowing to inductor L flows to the body diode of switch X_g , switch X_a , diode D_1 , inductor L , and the body diode of switch Y_s , and hence, the current linearly reduces with the gradient of $-V_s/L$. That is, the current flowing to inductor L is recovered to power source V_s . Switches Y_s and X_g are turned on to maintain voltages V_y and V_x at the Y and X electrodes of panel capacitor C_p to be V_s and $0V$, respectively. In this instance, since switches Y_s and X_g perform zero voltage switching, no turning-on switching loss by switches Y_s and X_g is generated.

20 When current I_L flowing to inductor L becomes $0A$, switch X_a is turned off in mode 8(M8). Since switches Y_g and X_s are turned on, the voltages at the Y and X electrodes of panel capacitor C_p are respectively maintained at V_s and $0V$, as shown in FIG. 3H.

By repeating mode 1 through mode 8, sustain-discharging pulses swinging between V_s and $0V$ may be applied to the Y and X electrodes of panel capacitor C_p .

25 Since the resonance is generated while the energy is charged to the inductor in modes 5 and 8 in the embodiment of the present invention, the zero voltage switching may be performed when the circuit has a parasitic component. Also, since the resonance is generated while the current flows to the inductor, the rising time or the falling time of the voltages at the Y and X electrodes of panel capacitor C_p becomes shorter.

30 In the embodiment of the present invention as shown in FIG. 2, voltage V_s and the ground voltage are used as power sources in order for the voltages at the Y and X

electrodes of panel capacitor Cp to swing between Vs and 0V. In another embodiment of the present invention, as shown in FIG. 5, power source VH for supplying voltage VH and power source VL for supplying voltage VH-Vs are used. Switches Ys and Xs are coupled to power source VH, and switches Yg and Xg are coupled to power source VL.

5 Accordingly, voltages VH and VH-Vs are alternately applied to the Y and X electrodes of panel capacitor Cp, and the voltage difference between the Y and X electrodes becomes voltage Vs, and hence, the voltage needed for the sustain period may be applied to panel capacitor Cp.

Referring to FIG. 2, the flowing current in modes 1 through 3, and 5 through 7 is 10 passed through the identical inductor. However, the current may be passed through another inductor. Referring to FIG. 6, when inductor L2 formed between the Y electrode of panel capacitor Cp and switch Xa is differentiated from inductor L1 formed between the Y electrode and switch Ya, the current flows through inductor L1 in modes 1 through 3, and the current flows through inductor L2 in modes 5 through 7.

15 According to the present invention, since the terminal voltage of the panel capacitor may be changed to Vs and 0V by using the energy previously charged to the inductor, the zero voltage switching is enabled, and accordingly, the stress provided to the switches is reduced. Also, the rising time and the falling time of the sustain-discharging pulses are reduced, thereby generating stable discharges. Further, since no power recovery 20 capacitor is required, no inrush current is generated at the time of driving.

While this invention has been described in connection with what is presently considered to be practical embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the 25 appended claims.